

AMENDMENTS

In the Claims

Please add new claims 13-19 as follows:

13. (newly added) A method for fabricating a semiconductor substrate comprising:
- defining a sequential and repetitive thermal oxidation and partial stripping method for forming upon a semiconductor substrate a plurality of gate dielectric layers having a maximum numbered plurality of differing thicknesses formed employing a corresponding maximum numbered plurality of thermal oxidation process steps;
- sequentially and repetitively thermally oxidizing and partially stripping the semiconductor substrate to form thereupon the plurality of gate dielectric layers having less than the maximum numbered plurality of differing thicknesses formed employing less than the corresponding maximum numbered plurality of thermal oxidation process steps; and
- supplementally thermally annealing the semiconductor substrate without forming a gate dielectric layer thereupon to compensate for forming thereupon the plurality of gate dielectric layers having less than the corresponding maximum numbered plurality of differing thicknesses formed employing less than the corresponding maximum numbered plurality of thermal oxidation process steps.
14. (newly added) The method of claim 1 wherein the maximum numbered plurality is at least three.
15. (newly added) The method of claim 1 wherein the maximum numbered plurality is greater than three.

67,200-506; TSMC 00-804
Serial Number 09/920,911

16. (newly added) The method of claim 1 wherein the plurality of differing thicknesses encompass a range including a low thickness of from about 10 to about 40 angstroms and a high thickness of from about 50 to about 200 angstroms.

17. (newly added) The method of claim 1 wherein the supplemental thermal annealing is undertaken prior to forming the plurality of gate dielectric layers upon the semiconductor substrate.

AI could
18. (newly added) The method of claim 1 wherein the supplemental thermal annealing is undertaken interposed between forming the plurality of gate dielectric layers upon the semiconductor substrate.

19. (newly added) The method of claim 1 wherein the supplemental thermal annealing is undertaken subsequent to forming the plurality of gate dielectric layers upon the semiconductor substrate.

REMARKS

Favorable reconsideration of this application in light of the following remarks is respectfully requested.

Claims 1-19 are pending within this application. No claims are amended herein.
Claims 13-19 are newly added herein. No claims have been allowed.